You are viewing a preview of this job. Log in or register to view more details about this job.

(#6313776003) Intern, Design Engineer

What You’ll Learn

  • Project Overview: The intern will work on AI Accelerator designs in advanced semiconductor nodes
  • Skills You’ll Learn:
    • Overview of AI based Chip Design
    • Architectural tradeoffs
    • Power, Performance optimization 
    • Block Level Implementation

What You’ll Do

Intern will work with design team members on existing designs also run and explore architectural options for new AI accelerator designs

Location: Onsite at our San Jose headquarters 5 days a week 

  • Work on Chiplet / Monolithic AI designs
  • Support your team, empowering their achievements, facilitating self-management, developing growth opportunities, and proactively planning for the future.
  • Complete other responsibilities as assigned.

What You Bring

  • Bachelors, Masters, or PhD in CS / EE
  • GPA above 3.5
  • Must have at least 1 academic quarter/semester remaining
  • RISC-V or ARM architecture knowledge
  • Compiler optimization for AI Accelerators targeting LLM’s knowledge
  • You’re inclusive, adapting your style to the situation and diverse global norms of our people.
  • An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding.
  • You’re collaborative, building relationships, humbly offering support and openly welcoming approaches.
  • Innovative and creative, you proactively explore new ideas and adapt quickly to change.