You are viewing a preview of this job. Log in or register to view more details about this job.

Image & Video Signal Processing Intern

Image & Video Signal Processing / AI Algorithms Intern

Pay Rate: $25/hr 

Work Authorization Requirement: Must be a U.S. Citizen or U.S. Permanent Resident (U.S. Person)

Teledyne FLIR is seeking a Summer 2026 intern to work at the intersection of classical Image Signal Processing (ISP), video signal processing, and advanced AI/ML algorithms to enhance the performance of infrared imaging systems. This internship offers hands‑on experience with real sensor data, imaging pipelines, and AI‑driven image enhancement techniques while collaborating with a diverse engineering team.

What You’ll Work On

Explore fundamentals of image sensors, RAW data, and camera/ISP pipelines.

Define experiments, curate datasets, and evaluate algorithm performance.

Develop algorithms to improve image quality, reduce noise, correct distortions, and optimize capture.

Apply machine learning and deep learning to real‑world sensor challenges.

Build prototypes demonstrating how AI can extend and enhance sensor hardware capabilities.

Collaborate using modern engineering tools, code reviews, and experimentation frameworks.

Present results, challenges, and next steps that may directly influence future Teledyne FLIR products.

Required Eligibility

Must be a U.S. Citizen or U.S. Permanent Resident (U.S. Person).

Must be able to work part‑time during the spring and full‑time for at least 7 weeks in the summer.

English proficiency required due to the collaborative nature of the program.

Ideal Candidate Profile

Experience with Matlab, Python, machine learning libraries, and basic image processing.

Strong interest in imaging systems, ISP, and machine vision.

Curiosity about how hardware and AI combine to improve real‑world imaging performance.

Recommended: familiarity with Matlab/Python/C/C++/C#/Java, OpenCV, and Android/Linux.

Desired: exposure to GPU programming (CUDA/OpenCL) or FPGA development (VHDL/Verilog).